silas/imdd_silas
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Merge branch 'main' of https://cau-git.rz.uni-kiel.de/nt/mitarbeiter/silas/imdd_simulation

Browse Source
This commit is contained in:
Silas
2025-02-20 05:45:23 +01:00
parent cb4caf8778 8c49ec62e0
commit affdb4ad6f
17 changed files with 319 additions and 161 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
Functions/EQ_structures/vnle.m
View File

@@ -26,6 +26,10 @@ function [eq_package] = vnle(eq_,M,rx_signal,tx_symbols,tx_bits,options)
end
%FFE or VNLE
if length(rx_signal)/2 == length(tx_symbols)+0.5
rx_signal.signal = rx_signal.signal(1:end-1);
elseif length(rx_signal)/2 == length(tx_symbols)-1
end
[eq_signal_sd,eq_noise] = eq_.process(rx_signal,tx_symbols);
eq_signal_hd = PAMmapper(M,0).quantize(eq_signal_sd);
@@ -78,9 +82,12 @@ function [eq_package] = vnle(eq_,M,rx_signal,tx_symbols,tx_bits,options)
eq_package.evm_lvl = evm_lvl;
eq_package.inf_rate_vnle = inf_rate;
eq_package.snr = snr(eq_signal_sd.signal,eq_noise.signal);
if options.showAnalysis
snr(eq_signal_sd.signal,eq_noise.signal);
fprintf(['VNLE EVM lvl: ',repmat('%.3f ',1,numel(evm_lvl)),' \n'],evm_lvl);
fprintf('VNLE BER: %.2e \n',ber);